Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
Gupta, Manish
and
Kranti, Abhinav
2016.
Transforming gate misalignment into a unique opportunity to facilitate steep switching in junctionless nanotransistors.
Nanotechnology,
Vol. 27,
Issue. 45,
p.
455204.
Gupta, Manish
and
Kranti, Abhinav
2017.
Steep-Switching Germanium Junctionless MOSFET With Reduced OFF-State Tunneling.
IEEE Transactions on Electron Devices,
Vol. 64,
Issue. 9,
p.
3582.
Gupta, Manish
and
Kranti, Abhinav
2017.
Hysteresis free negative total gate capacitance in junctionless transistors.
Semiconductor Science and Technology,
Vol. 32,
Issue. 9,
p.
095014.
Chasin, Adrian
Franco, Jacopo
Kaczer, Ben
Putcha, Vamsi
Weckx, Pieter
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
Linten, Dimitri
and
Rzepa, Gerhard
2017.
BTI reliability and time-dependent variability of stacked gate-all-around Si nanowire transistors.
p.
5C-4.1.
Mukherjee, Chhandak
Maneux, Cristell
Pezard, Julien
and
Larrieu, Guilhem
2017.
1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors.
p.
34.
Gupta, Manish
and
Kranti, Abhinav
2017.
Variation of Threshold Voltage With Temperature in Impact Ionization-Induced Steep Switching Si and Ge Junctionless MOSFETs.
IEEE Transactions on Electron Devices,
Vol. 64,
Issue. 5,
p.
2061.
Narducci, Dario
2017.
Silicon Nanomaterials Sourcebook.
p.
555.
Gupta, Manish
and
Kranti, Abhinav
2018.
Raised Source/Drain Germanium Junctionless MOSFET for Subthermal OFF-to-ON Transition.
IEEE Transactions on Electron Devices,
Vol. 65,
Issue. 6,
p.
2406.
Shirazi, S. G.
Karimi, G. R.
and
Mirzakuchaki, S.
2018.
Insulator Thickness Scaling: I-V Characteristics of 1D Nanowire MOSFETs and TFETs.
p.
155.
Gupta, Manish
and
Kranti, Abhinav
2018.
Regaining Switching by Overcoming Single-Transistor Latch in Ge Junctionless MOSFETs.
IEEE Transactions on Electron Devices,
Vol. 65,
Issue. 9,
p.
3600.
Chasin, Adrian
Bury, Erik
Franco, Jacopo
Kaczer, Ben
Vandemaele, Michiel
Arimura, Hiroaki
Capogreco, Elena
Witters, Liesbeth
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
and
Linten, Dimitri
2018.
Understanding the intrinsic reliability behavior of <tex>$\boldsymbol{n}$</tex> -/<tex>$\boldsymbol{p}$</tex>-Si and <tex>$\boldsymbol{p}$</tex>-Ge nanowire FETs utilizing degradation maps.
p.
34.1.1.
Gola, Deepti
Singh, Balraj
and
Tiwari, Pramod Kumar
2018.
Subthreshold Modeling of Tri-Gate Junctionless Transistors With Variable Channel Edges and Substrate Bias Effects.
IEEE Transactions on Electron Devices,
Vol. 65,
Issue. 5,
p.
1663.
Sarkar, Debarghya
S. Esqueda, Ivan
and
Kapadia, Rehan
2018.
Advanced Nanoelectronics.
p.
33.
Dančak, Charles
2018.
Semiconductor Nanotechnology.
p.
37.
Islam, Md. Majharul
Singha, Showmik
Adnan, Md Mohsinur Rahman
and
Dev, Tuhin
2018.
Design and Characterization of Two Different Structure of Junctionless Nanowire Transistor Considering Quantum Ballistic Transport Model.
p.
1
.
Gupta, Manish
and
Kranti, Abhinav
2019.
Bi-Directional Junctionless Transistor for Logic and Memory Applications.
IEEE Transactions on Electron Devices,
Vol. 66,
Issue. 10,
p.
4446.
Razavi, Pedram
and
Greer, James C.
2019.
Influence of Surface Passivation on Indium Arsenide Nanowire Band Gap Energies.
Journal of Electronic Materials,
Vol. 48,
Issue. 10,
p.
6654.
Jia, Chuancheng
Lin, Zhaoyang
Huang, Yu
and
Duan, Xiangfeng
2019.
Nanowire Electronics: From Nanoscale to Macroscale.
Chemical Reviews,
Vol. 119,
Issue. 15,
p.
9074.
Gupta, Manish
and
Kranti, Abhinav
2019.
Relevance of Device Cross Section to Overcome Boltzmann Switching Limit in 3-D Junctionless Transistor.
IEEE Transactions on Electron Devices,
Vol. 66,
Issue. 6,
p.
2704.
Amiri, Iraj Sadegh
Mohammadi, Hossein
and
Hosseinghadiry, Mahdiar
2019.
Device Physics, Modeling, Technology, and Analysis for Silicon MESFET.
p.
1.