Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
2010.
From Control Systems to Control Software.
IEEE Control Systems,
Vol. 30,
Issue. 6,
p.
50.
Ravotto, D.
Sanchez, E.
and
Reorda, M. Sonza
2010.
A hardware accelerated framework for the generation of design validation programs for SMT processors.
p.
289.
Sanchez, Ernesto
Squillero, Giovanni
and
Tonda, Alberto
2011.
Applications of Evolutionary Computation.
Vol. 6625,
Issue. ,
p.
162.
Lee, Patricia S.
and
Harris, Ian G.
2012.
Test generation for subtractive specification errors.
p.
258.
Ciesielski, Maciej
Brown, Walter
and
Rossi, André
2013.
Hardware and Software: Verification and Testing.
Vol. 8244,
Issue. ,
p.
327.
Piccolboni, Luca
and
Pravadelli, Graziano
2014.
Simplified stimuli generation for scenario and assertion based verification.
p.
1.
Ciesielski, Maciej
Brown, Walter
Liu, Duo
and
Rossi, Andre
2014.
Function Extraction from Arithmetic Bit-Level Circuits.
p.
356.
Yu, Cunxi
Brown, Walter
and
Ciesielski, Maciej
2015.
Verification of arithmetic datapath designs using word-level approach — A case study.
p.
1862.
Mohamed, Khaled Salah
2016.
IP Cores Design from Specifications to Production.
p.
13.
Yu, Cunxi
and
Ciesielski, Maciej
2016.
Formal Verification Using Don't-Care and Vanishing Polynomials.
p.
284.
Abbassi, Imran Hafeez
Khalid, Faiq
Hasan, Osman
Kamboh, Awais Mehmood
and
Shafique, Muhammad
2018.
McSeVIC: A Model Checking Based Framework for Security Vulnerability Analysis of Integrated Circuits.
IEEE Access,
Vol. 6,
Issue. ,
p.
32240.
Ni, Liwei
Yang, Zonglin
Zhang, Jiaxi
Feng, Changhong
Liu, Jianhua
Luo, Guojie
Li, Huawei
Xie, Biwei
and
Li, Xingquan
2023.
MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA.
p.
131.
Bairamkulov, Rassul
and
Friedman, Eby
2023.
Graphs in VLSI.
p.
59.
