Hostname: page-component-745bb68f8f-kw2vx Total loading time: 0 Render date: 2025-02-09T22:25:51.911Z Has data issue: false hasContentIssue false
  • English
  • Français

Formation of p+ and High Resistivity Regions in GaAs-AIGaAs Heterojunctions

Published online by Cambridge University Press:  28 February 2011

S. J. Pearton ,
J. M. Brown  and
K. T. Short
S. J. Pearton
Affiliation:
At&T Bell Laboratories, Murray Hill, NJ 07974
J. M. Brown
Affiliation:
At&T Bell Laboratories, Murray Hill, NJ 07974
K. T. Short
Affiliation:
At&T Bell Laboratories, Murray Hill, NJ 07974
Get access

Abstract

The formation of p+ and high resistivity layers in GaAs-AIGaAs heterostructures is useful in a number of applications, including the fabrication of heterojunction bipolar transistors (HBTs). Control of the implanted dopant profile during annealing is paramount for rapidly diffusing acceptor species such as Be and Mg, and we show SIMS data of the dopant profile in implanted heterojunctions as a function of annealing temperature in the range 700–900°C for 1–5 sec. Annealing of implanted Be at ≥800°C even at a dose of 2×10l5cm−2 results in complete activation whereas Mg shows only 30% activation under these conditions. There is no significant interface disordering visible by TEM or RBS for either case. Multiple energy O implants (up to and including 1 MeV) were used to render the entire heterostructure resistive; for doses of ∼1013cm−2, the O bombarded layers showed resistivities of 108 Ω/□ after 525°C annealing.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 92: Symposium B – Rapid Thermal Processing of Electronic Materials , 1987 , 367
Copyright
Copyright © Materials Research Society 1987

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Asbeck, P. M. and Miller, D. L., Extended Abstracts of the 16th Intl. Conf. on Solid State Devices and Materials 1984, pp. 343–346 and references therein.Google Scholar
[2] Eden, R. C., Livingston, A. R. and Welch, B. M., IEEE Spectrum 20, 30 (1983).Google Scholar
[3] Board, K., Rep. Prog. Phys. 48, 1595 (1985).Google Scholar
[4] Adachi, S., J. Appl. Phys. 60, 959 (1986).Google Scholar
[5] Asbeck, P. M., Miller, D. L., Anderson, R. J. and Eisen, F. H., IEEE Electron Device Lett. 5, 310 (1984).Google Scholar
[6] Adachi, S. and Ishibashi, T., IEEE Electron Device Lett. 7, 32 (1986).Google Scholar
[7] Evans, C. A. & Associates, Redwood City, CA.Google Scholar
[8] Chin, P. K., Short, K. T. and Pearton, S. J., unpublished.Google Scholar