
Book contents
- Frontmatter
- Contents
- Preface
- Notation and Acronyms
- 1 Introduction to Wireline Communication
- 2 Electrical Channels
- 3 Decision Circuits
- 4 Equalization
- 5 Electrical-Link Transmitter Circuits
- 6 Electrical-Link Receiver Front-Ends
- 7 Optical Channels and Components
- 8 Optical-Link Transmitter Circuits
- 9 Optical Receivers
- 10 Low-Bandwidth (Equalizer-Based) Optical Receivers
- 11 Advanced Topics in Electrical and Optical Links
- 12 Overview of Synchronization Approaches
- 13 Oscillators
- 14 Phase-Locked Loops and Injection-Locked Oscillators
- 15 Clock and Data Recovery
- Appendix A Frequency Domain Analysis
- Appendix B Noise Analysis
- References
- Index
14 - Phase-Locked Loops and Injection-Locked Oscillators
Published online by Cambridge University Press: 05 December 2024
- Frontmatter
- Contents
- Preface
- Notation and Acronyms
- 1 Introduction to Wireline Communication
- 2 Electrical Channels
- 3 Decision Circuits
- 4 Equalization
- 5 Electrical-Link Transmitter Circuits
- 6 Electrical-Link Receiver Front-Ends
- 7 Optical Channels and Components
- 8 Optical-Link Transmitter Circuits
- 9 Optical Receivers
- 10 Low-Bandwidth (Equalizer-Based) Optical Receivers
- 11 Advanced Topics in Electrical and Optical Links
- 12 Overview of Synchronization Approaches
- 13 Oscillators
- 14 Phase-Locked Loops and Injection-Locked Oscillators
- 15 Clock and Data Recovery
- Appendix A Frequency Domain Analysis
- Appendix B Noise Analysis
- References
- Index
Summary
This chapter presents systems that use a voltage-controlled oscillator in a feedback loop to lock its phase to that of a reference clock. These systems, called phase-locked loops (PLLs), generate the signals used to clock decision circuits and MUX/DEMUX circuits. An introduction to PLLs and the notion of phase comparison starts this chapter. The typical Type II analog PLL is analyzed. Split tuning and details of frequency division are presented. Digital PLLs are now commonplace necessitating an overview. Injection-locked oscillators (ILOs) play an important role as clock buffers and multiphase generators This chapter gives an overview of ILO dynamics covering topics of jitter-tracking bandwidth, lock range and injection strength.
Keywords
- Type
- Chapter
- Information
- Mixed-Signal CMOS for Wireline CommunicationTransistor-Level and System-Level Design Considerations, pp. 333 - 365Publisher: Cambridge University PressPrint publication year: 2024