Book contents
- Frontmatter
- Dedication
- Contents
- List of Contributors
- Preface
- 1 CMOS technology scaling and its implications
- 2 FinFETs: from devices to architectures
- 3 FDSOI technology and its implications for analog and digital design
- 4 Challenges and emerging trends of DSP-enabled frequency synthesizers
- 5 Digitally-assisted design of data converters
- 6 CMOS self-healing techniques for calibration and optimization of mm-wave transceivers
- 7 Analog-assisted digital design in mobile SoCs
- 8 Digitally-assisted RF design techniques
- 9 Digital controllers for switching power converters
- Appendix A
- Appendix B
- Index
- References
6 - CMOS self-healing techniques for calibration and optimization of mm-wave transceivers
Published online by Cambridge University Press: 05 August 2015
Edited by
Book contents
- Frontmatter
- Dedication
- Contents
- List of Contributors
- Preface
- 1 CMOS technology scaling and its implications
- 2 FinFETs: from devices to architectures
- 3 FDSOI technology and its implications for analog and digital design
- 4 Challenges and emerging trends of DSP-enabled frequency synthesizers
- 5 Digitally-assisted design of data converters
- 6 CMOS self-healing techniques for calibration and optimization of mm-wave transceivers
- 7 Analog-assisted digital design in mobile SoCs
- 8 Digitally-assisted RF design techniques
- 9 Digital controllers for switching power converters
- Appendix A
- Appendix B
- Index
- References
Summary
A summary is not available for this content so a preview has been provided. Please use the Get access link above for information on how to access this content.
- Type
- Chapter
- Information
- Digitally-Assisted Analog and Analog-Assisted Digital IC Design , pp. 174 - 196Publisher: Cambridge University PressPrint publication year: 2015
References
[1] , , , et al., “A fully-integrated 16-element phased-array receiver in SiGe BiCMOS for 60-GHz communications,” IEEE J. Solid-State Circuits, vol. 46, no. 5, pp. 1059–1075, May 2011.CrossRefGoogle Scholar
[2] , , , et al., “A 65nm CMOS 4-element sub-34mW/element 60GHz phased-array transceiver,” in IEEE International Solid-State Circuits Conference 2011, p. 166, Feb. 2011.
[3] , , , et al., “A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications,” in IEEE International Solid-State Circuits Conference 2011, p. 164, Feb. 2011.
[4] , , , et al., “20.2 A 16TX/16RX 60GHz 802.11ad chipset with single coaxial interface and polarization diversity,” Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, pp. 344–345, 2014.
[5] , , , , and , “A 94GHz 3D-image radar engine with 4TX/4RX beamforming scan technique in 65nm CMOS,” Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, pp. 146–147, 2013.
[6] , , , and , “A single-chip dual-band 22–29-GHz/77–81-GHz BiCMOS transceiver for automotive radars,” Solid-State Circuits, IEEE Journal of, vol. 44, no. 12, pp. 3469–3485, 2009.CrossRefGoogle Scholar
[7] , , , et al. “A low phase noise, wideband and compact CMOS PLL for use in a heterodyne 802.15.3c transceiver,” IEEE Journal of Solid-State Circuits, vol. 46, no. 7, pp. 1606–1617, July 2011.CrossRefGoogle Scholar
[8] , , , et al., “D-band frequency synthesis using a U-band PLL and frequency tripler in 65nm CMOS technology,” IEEE International Microwave Symposium, 2012.
[9] , , , and , “A 155 GHz 220mW synthesizer-free phase based radar system in 65nm CMOS technology,” IEEE International Microwave Symposium, 2013.
[10] , , , , and , “A 94-GHz passive imaging receiver using a balanced LNA with embedded Dicke switch,” IEEE RFIC, pp. 79–82, May 2010.
[11] , , and , “A 1V 19.3dBm 79GHz power amplifier in 65nm CMOS,” Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, pp. 260–262, 2012.
[12] , , and , “A W-band current combined power amplifier with 14.8dBm Psat and 9.4% maximum PAE in 65nm CMOS,” IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2011), June 2011.
[13] , , , and , “A CMOS fully differential W-band passive imager with <2K NETD,” IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2011), June 2011.
[14] , , and , “60 GHz CMOS amplifiers using transformer-coupling and artificial dielectric differential transmission lines for compact design,” Solid-State Circuits, IEEE Journal of, vol. 44, no. 5, pp. 1425–1435, May 2009.CrossRefGoogle Scholar
[15] , , , et al., “A 144 GHz 0.76 cm resolution sub-carrier phase radar for 3D imaging applications,” IEEE International Solid-State Circuits Conference, 2012.
[16] , , , et al., “A low overhead self-healing embedded system for ensuring high performance yield and long-term sustainability of a 60GHz 4Gbps radio-on-a-chip,” IEEE international Solid-State Circuits Conference, 2012.
[18] , , , and , “75–85 GHz flip-chip phased array RFIC with simultaneous 8-transmit and 8-receive paths for automotive radar applications,” Radio Frequency Integrated Circuits Symposium (RFIC), 2013 IEEE, pp. 371–374, 2013.