Hostname: page-component-586b7cd67f-rdxmf Total loading time: 0 Render date: 2024-11-28T13:37:50.415Z Has data issue: false hasContentIssue false
  • English
  • Français

Polishing Behavior of the Various Interconnect Thin Films in Cu Damascene Process with Different Slurries

Published online by Cambridge University Press:  01 February 2011

Parshuram B. Zantye ,
Arun K. Sikder  and
Ashok Kumar
Parshuram B. Zantye
Affiliation:
Department of Mechanical Engineering Nanomaterials and Nanomanufacturing Research CenterUniversity of South Florida, Tampa, FL 33620
Arun K. Sikder
Affiliation:
Nanomaterials and Nanomanufacturing Research CenterUniversity of South Florida, Tampa, FL 33620
Ashok Kumar
Affiliation:
Department of Mechanical Engineering Nanomaterials and Nanomanufacturing Research CenterUniversity of South Florida, Tampa, FL 33620
Get access

Abstract

Chemical Mechanical Polishing is a key technology for Cu damascene wiring process in integrated circuit (IC) manufacturing. It is important to understand the effects of mechanical and tribological properties of the coatings that form a part of Cu damascene structure on the CMP process in order to successfully evaluate and implement these materials. In this paper, we present tribological properties of different interlayer coatings (SiLKTM, Ta and Cu) during their CMP process using different Cu and barrier selective slurries. A micro CMP tester was used to study the fundamental aspects of the CMP process. The coefficient of friction (COF) and acoustic emission (AE) signals were acquired in situ to monitor the process and to see the difference in polishing behavior of these coatings. The issues of end point detection and slurry selectivity are discussed in detail.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 767: Symposium F – Chemical-Mechanical Planarization , 2003 , F6.9
Copyright
Copyright © Materials Research Society 2003

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Copper-Fundamental Mechanisms for Microelectronic Applications, S.P. Murarka, I.V. Verner, R.J. Gutmann, 2000 Google Scholar
2. Kim, Sang-Yong, Park, Chang-Jun and Seo, Yong-Jin, Microelectronic Engineering, In Press, Corrected Proof, Available Online 4 December 2002.Google Scholar
3. Edgar, T. F., Butler, S.W., Campbell, W. J., Pfeiffer, C., Bode, C., Hwang, S. B., Balakrishnan, K. S. and Hahn, J., Automatica, 36, 1567–1603 (2000).Google Scholar
4.Semiconductor Fabrication technology, Berman, M., Bibby, T., Smith, A. (Eds), 8 th Edition, 1998, p 267 Google Scholar
5. Fayolle, M., Sicurani, E. and Morand, Y., Microelectronic Engineering, 37-38, 347–352 (1997)Google Scholar
6. , Chuang; , Jui-Ping, US Patent # 5,667,424, September 16, 1997 Google Scholar
7. , Pan; , Yang, US Patent Application # 719346, filed September 25, 1996 Google Scholar
8. , Li et al. , US Patent #6,254,453, July 3, 2001 Google Scholar
9. Sikder, A.K., Thagella, S., Banduglla, U.C. and Kumar, Ashok, Mat. Res. Soc. Sym. Proc., 697,411–416 (2001).Google Scholar
10. Sikder, A. K. et al. , J. Elec. Mater., 30, 1522–26 (2001)Google Scholar
11. Ganesan, Rajesh, Das, Tapas K., Sikder, Arun K. and Kumar, Ashok, Communicated to IEEE Journal (2002).Google Scholar
12. Hartmannsgruber, E., Zwicker, G. and Beekmann, K., Microelectronic Engineering, Volume 50, Issues 1-4, January 2000, Pages 53–58 Google Scholar