Hostname: page-component-669899f699-vbsjw Total loading time: 0 Render date: 2025-05-02T08:43:10.198Z Has data issue: false hasContentIssue false
  • English
  • Français

Modeling the Dependence of the Gate Current on Ge Content in Ultrathin Gate Dielectric Pmos Devices with Poly-Si1−Gex Gate Material

Published online by Cambridge University Press:  10 February 2011

A. Shanware ,
H. Z. Massoud ,
A. Acker ,
V. Z. Q. Li ,
M. R. Mirabedini ,
K. Henson ,
J. R. Hauser  and
J. J. Wortman
A. Shanware
Affiliation:
Department of Electrical and Computer Engineering, Duke University, Durham, NC, 27708-0291
H. Z. Massoud
Affiliation:
Department of Electrical and Computer Engineering, Duke University, Durham, NC, 27708-0291
A. Acker
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
V. Z. Q. Li
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
M. R. Mirabedini
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
K. Henson
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
J. R. Hauser
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
J. J. Wortman
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27695
Get access

Abstract

The performance of CMOS devices improves due to the addition of Ge in their poly-Si gate material. The presence of Ge in the gate increases the current drive due to the reduction of the flatband voltage. The change in the flatband voltage is due to a shift in the valence-band energy level in the gate. This shift results in a change in the barrier height for electrons tunneling from the gate. Thus, the presence of Ge in the gate increases the tunneling current in the gate. This increase may result in a limitation in the use of SiGe gates in future generations of MOSFETs with ultrathin gate dielectrics. The purpose of this work is to investigate the effect of Ge content on the tunneling current in CMOS devices with ultrathin gate dielectrics.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 567: Symposium R – Ultrathin SiO2 and Higg-K Materials for ULSI Gate Dielectrics , 1999 , 127
Copyright
Copyright © Materials Research Society 1999

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

REFERENCES

1 Li, V. Z.-Q., et al., p. 833, IEDM, 1997.Google Scholar
2 King, T. J., et al., p. 253, IEDM, 1990.10.2307/300339Google Scholar
3 Ponomarev, Y. V., et al., p. 829, IEDM, 1997.Google Scholar
4 Lee, W. C., et al., IEEE Elec. Dev. lett., 19, 247 (1998).Google Scholar
5 Salm, C., et al., IEEE Elec. Dev. lett., 19, 213 (1998).10.1109/55.701420Google Scholar
6 Hauser, J. R. and Ahmed, K., p. 235, International Conference on Characterization and Metrology for ULSI Technology - 1998, Edited by Seiler, D. G., Diebold, A. C., Bullis, W. M., Shaffner, T. J., McDonald, R., and Walters, E. J., American Institute of Physics, 1998.10.1063/1.56801Google Scholar
7 Shanware, A., et at., submitted to IEEE Electron Device Letters.Google Scholar
8 Shanware, A., et al., INFOS'99, Erlangen, Germany, June 1999.Google Scholar