Article contents
Microstructure Based Modelling of Stress Migration and Electromigration Induced Failure Distributions
Published online by Cambridge University Press: 21 February 2011
Abstract
Stress and current induced degradation of the interconnects may well define the ultimate limits on device density and total on-chip power in microelectronic circuits. The two damage mechanisms are found to be mutually interdependent in a fashion determined by the line microstructure, as well as by design features such as W-studs and refractory metal back up layers. We have developed a comprehensive model for the synergistic effects of stress migration and electromigration, taking such factors into account. The present work reviews the modelling of the statistical failure distributions, with emphasis on the temperature and current density dependencies, for the case of ‘near-bamboo’ submicron lines.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 1993
References
- 3
- Cited by