Hostname: page-component-586b7cd67f-t7czq Total loading time: 0 Render date: 2024-11-24T15:12:07.974Z Has data issue: false hasContentIssue false

Floating-Gate a-Si:H TFT Nonvolatile Memories

Published online by Cambridge University Press:  01 February 2011

Yue Kuo
Affiliation:
[email protected], Texas A&M University, Thin Film Nano & Microelectronics Research Laboratory, 235 J. E. Brown Eng. Bldg., MS 3122, TAMU, College Station, TX, 77843-3122, United States, 979-845-9807, 979-458-8836
Helinda Nominanda
Affiliation:
[email protected], Texas A&M University, Thin Film Nano & Microelectronics Research Laboratory, College Station, TX, 77843-3122, United States
Get access

Abstract

Charge and discharge phenomena of the floating-gate amorphous silicon thin film transistor have been studied under dynamic operation conditions. The charge storage capacity decreases with the increase of the drain voltage because it is easier for electrons to be transported to the drain electrode than to be injected into the gate dielectric layer. The discharge efficiency with respect to the drain voltage has been investigated using three different discharge methods: negative gate bias voltage, light exposure, and thermal annealing, separately. The channel length affected both the charge capacity and the discharge efficiency due to the charge storage mechanism and the channel resistance. Majority of the stored charges were removed with the above method through various mechanisms. The low temperature favors the charge storage but the high temperature favors the discharge. This study revealed key parameters for the optimum operation of the low temperature fabricated nonvolatile memory device.

Type
Research Article
Copyright
Copyright © Materials Research Society 2008

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Kuo, Y. and Nominanda, H. Appl. Phys. Lett. 89, 1 (2006).Google Scholar
2. Kuo, Y. and Nominanda, H. Mat. Res. Soc. Symp. Proc. Vol. 989, Warrendale, PA, A1003 (2007).Google Scholar
3. Nominanda, H. and Kuo, Y. J. Korean Phys. Soc. (submitted)Google Scholar
4. Kuo, Y. J. Electrochem. Soc., 139, 11991204 (1992).Google Scholar
5. Kahng, D. and Sze, S. M. Bell Syst. Tech. J. 46 1283 (1967).Google Scholar
6. Kuo, Y. Thin Film Transistors, Materials and Processes, Volume 1: Amorphous Silicon Thin Film Transistors, New York, Kluwer, pp. 105, 32, 42 (2004).Google Scholar
7. Warren, W. L. Kanicki, J. Rong, F.C. and Poindexter, E.H. J. Electrochem. Soc. 139, 880 (1992).Google Scholar
8. Vernhes, R. Zabeida, O. Klemberg-Sapieha, J.E., and Martinu, L. J. Appl. Phys. 100, 063308 (2006).Google Scholar
9. Staebler, D. L. and Wronski, C. R. Appl. Phys. Lett. 31, 292 (1977).Google Scholar
10. Nakayama, Y. Stradins, P. and Fritzsche, H. J. Non-Cryst. Solids 164, 1061 (1993).Google Scholar
11. Wehrspohn, R. B. Deane, S. C. French, I. D. Gale, I. Hewitt, J. Powell, M. J. and Robertson, J. J. Appl. Phys., 87, 144 (2000).Google Scholar
12. Street, R. A. Phys. Rev. Lett. 49, 1187 (1982).Google Scholar
13. Jackson, W. B. Tsai, C. C. and Thompson, R. Phys. Rev. Lett. 64, 56 (1990).Google Scholar