Hostname: page-component-78c5997874-t5tsf Total loading time: 0 Render date: 2024-11-02T22:46:37.654Z Has data issue: false hasContentIssue false
  • English
  • Français

Application of Analogue Amorphous Silicon Memory Devices to Resistive Synapses for Neural Networks

Published online by Cambridge University Press:  21 February 2011

A A Reeder ,
I P Thomas ,
C Smith ,
J Wittgreffe ,
D J Godfrey ,
J Hajto ,
A E Owen ,
A J Snell ,
A F Murray  and
M J Rose
...Show all authors
A A Reeder
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
I P Thomas
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
C Smith
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
J Wittgreffe
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
D J Godfrey
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
J Hajto
Affiliation:
Department of Electrical Engineering, University of Edinburgh, Edinburgh, Scotland
A E Owen
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
A J Snell
Affiliation:
British Telecom Laboratories, Martlesham Heath, Suffolk, England
A F Murray
Affiliation:
Department of Electrical Engineering, University of Edinburgh, Edinburgh, Scotland
M J Rose
Affiliation:
Department of Applied Physics, University of Dundee, Dundee, Scotland.
I S Osborne
Affiliation:
Department of Applied Physics, University of Dundee, Dundee, Scotland.
P G LeComber
Affiliation:
Department of Applied Physics, University of Dundee, Dundee, Scotland.
Get access

Abstract

The amorphous silicon memory device shows promise as an analogue weight element in neural networks. The device resistance can be programmed to within 5% of any specific value between lkΩ and lMΩ using 10ns to 1μ voltage pulses in the range 1–5V. In this paper we describe the physical structure of the element and its electrical characteristics. Finally, a simple example is discussed of a small neural network implementing the EXOR function using amorphous silicon memory elements as a resistive array of weights and external op-amps as the current summing nodes.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 258: Symposium A – Amorphous Silicon Technology – 1992 , 1992 , 1081
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Holler, M, Tam, S, Castro, H, Benson, R, IJCNN International Joint Conference on Neural Networks, 1989, 191–196 Google Scholar
2 LeComber, P G, Owen, A E, Spear, W E, Hajto, J, Snell, A J, Choi, W K, Rose, M J and Reynolds, S, Journal of Non-Crystalline Solids 77 & 78 (1985) 1373.Google Scholar
3 Rose, M J, Hajto, J, LeComber, P G, Gage, S N, Choi, W K, Snell, A J and Owen, A E, Journal of Non-Crystalline Solids, 115 (1989) 168–170.Google Scholar
4 Rose, M J, Hajto, J, LeComber, P G, Snell, A J, Owen, A E and Osborne, I S, MRS Proceedings 219, 525–530 (1991)Google Scholar
5 Murray, A F, Corso, D D, and Tarassenko, L, IEEE Transactions On Neural Networks, Vol 2, No 2 (1991) 193.CrossRefGoogle Scholar