Hostname: page-component-745bb68f8f-s22k5 Total loading time: 0 Render date: 2025-01-27T15:27:30.986Z Has data issue: false hasContentIssue false
  • English
  • Français

Accelerated Degradation Mechanisms in Amorphous Silicon Thin Film Transistors

Published online by Cambridge University Press:  22 February 2011

I. J. Chung ,
C. H. Oh ,
W. Y. Kim ,
J. R. Hwang ,
Y. S. Kim ,
J. S. Park ,
S. K. Lee  and
M. K. Han
I. J. Chung
Affiliation:
An-Yang Research Laboratory, GoldStar Co., 533 Hogae-Dong, An-Yang 430–080, Korea
C. H. Oh
Affiliation:
An-Yang Research Laboratory, GoldStar Co., 533 Hogae-Dong, An-Yang 430–080, Korea
W. Y. Kim
Affiliation:
An-Yang Research Laboratory, GoldStar Co., 533 Hogae-Dong, An-Yang 430–080, Korea
J. R. Hwang
Affiliation:
Department of Electrical Engineering, Seoul National University, 56–1, Shinrim-Dong, Kwanak-Ku, Seoul 151–742, Korea
Y. S. Kim
Affiliation:
Department of Electrical Engineering, Seoul National University, 56–1, Shinrim-Dong, Kwanak-Ku, Seoul 151–742, Korea
J. S. Park
Affiliation:
Department of Electrical Engineering, Seoul National University, 56–1, Shinrim-Dong, Kwanak-Ku, Seoul 151–742, Korea
S. K. Lee
Affiliation:
Department of Electrical Engineering, Seoul National University, 56–1, Shinrim-Dong, Kwanak-Ku, Seoul 151–742, Korea
M. K. Han
Affiliation:
Department of Electrical Engineering, Seoul National University, 56–1, Shinrim-Dong, Kwanak-Ku, Seoul 151–742, Korea
Get access

Abstract

The accelerated degradation phenomena in amorphous silicon thin film transistors due to both electrical stress and visible light illumination under the elevated temperature have been investigated systematically as a function of gate bias, light intensity, and stress time. It has been found that, in case of electrical stress, the threshold voltage shifts of a-Si TFT's may be attributed to the defect creation process at the early stage, while the charge trapping phenomena may be dominant when the illumination periods exceed about 2 hours. It has been also observed that the degradation in the device characteristics of a-Si TFT's is accelerated due to multiple stress effects, where the defect creation mechanism may be more responsible for the degradation rather than the charge trapping mechanism.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 284: Symposium G – Amorphous Insulating Thin Films , 1992 , 401
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] LeComber, P.G., Spear, W.E., and Ghaith, A., Electron Device Lett. 15, 179 (1979)Google Scholar
[2] Powell, M.J., Appl. Phys. Lett. 43, 597 (1983).Google Scholar
[3] Jackson, W.B. and Moyer, M.D., Phys. Rev. B, 36, 6217 (1987)Google Scholar
[4] Stabler, D.L. and Wronski, C.R., J. Appl. Phys. 51, 3262 (1980)Google Scholar
[5] Park, J.S., Oh, C.H., Choi, H.S., Han, M.K., Choi, Y.I., and Han, C.H., 1991 MRS Spring Meeting, San Francisco, CA, 1991 Google Scholar
[6] Powell, M.J., van Berkel, C., and Hughes, J.R., Appl. Phys. Lett. 54, 1323 (1989).Google Scholar
[7] Powell, M.J., IEEE Trans, on Electron. Dev. 36, 2735 (1987).Google Scholar
[8] Shur, M., Hyun, C., and Hack, M., J. Appl. Phys. 59, 2488 (1986).Google Scholar
[9] Oki, K., Nasu, Y., Inoue, J., Hoshiya, T., Takahara, K., and Toyama, Y., Proc. SID 29, 217 (1988).Google Scholar