Crossref Citations
This article has been cited by the following publications. This list is generated based on data provided by Crossref.
Michaelides, S.
and
Sitaraman, S.K.
1998.
Effect of material and geometry parameters on the thermo-mechanical reliability of flip-chip assemblies.
p.
193.
Gleixner, R. J.
and
Nix, W. D.
1999.
A physically based model of electromigration and stress-induced void formation in microelectronic interconnects.
Journal of Applied Physics,
Vol. 86,
Issue. 4,
p.
1932.
Korhonen, M.A.
Korhonen, T.M.
Brown, D.D.
and
Li, C.-Y.
1999.
Simulation of electromigration damage in chip level interconnect lines: a grain structure based statistical approach.
p.
227.
Korhonen, T.M.
Brown, D.D.
and
Korhonen, M.A.
2000.
A grain structure based statistical simulation of electromigration damage in chip level interconnect lines.
Microelectronics Reliability,
Vol. 40,
Issue. 12,
p.
2053.
Hua Ye
Basaran, C.
and
Hopkins, D.C.
2003.
Numerical simulation of stress evolution during electromigration in IC interconnect lines.
IEEE Transactions on Components and Packaging Technologies,
Vol. 26,
Issue. 3,
p.
673.
Huang, T.C.
Yao, C.H.
Wan, W.K.
Hsia, C.C.
and
Liang, M.S.
2003.
Numerical modeling and characterization of the stress migration behaviour upon various 90 nanometer Cu/Low k interconnects.
p.
207.
Weide-Zaage, Kirsten
Dalleau, David
and
Yu, Xiaoying
2003.
Static and dynamic analysis of failure locations and void formation in interconnects due to various migration mechanisms.
Materials Science in Semiconductor Processing,
Vol. 6,
Issue. 1-3,
p.
85.
Orain, S.
Barbe, J.-C.
Federspiel, X.
Legallo, P.
and
Jaouen, H.
2004.
FEM-based method to determine mechanical stress evolution during process flow in microelectronics. Application to stress-voiding.
p.
47.
Basaran, C.
Ye, H.
Hopkins, D. C.
Frear, D.
and
Lin, J. K.
2005.
Failure Modes of Flip Chip Solder Joints Under High Electric Current Density.
Journal of Electronic Packaging,
Vol. 127,
Issue. 2,
p.
157.
Orain, S.
Barbé, J.-C.
Federspiel, X.
Legallo, P.
and
Jaouen, H.
2007.
FEM-based method to determine mechanical stress evolution during process flow in microelectronics, application to stress–voiding.
Microelectronics Reliability,
Vol. 47,
Issue. 2-3,
p.
295.
Sukharev, Valeriy
Zschech, Ehrenfried
and
Nix, William D.
2007.
A model for electromigration-induced degradation mechanisms in dual-inlaid copper interconnects: Effect of microstructure.
Journal of Applied Physics,
Vol. 102,
Issue. 5,
de Orio, R.L.
Ceric, H.
and
Selberherr, S.
2010.
Physically based models of electromigration: From Black’s equation to modern TCAD models.
Microelectronics Reliability,
Vol. 50,
Issue. 6,
p.
775.
Cacho, F.
and
Federspiel, X.
2011.
Electromigration in Thin Films and Electronic Devices.
p.
3.
Zhu, X.
Lu, H.
and
Bailey, C.
2014.
Modelling the stress effect during metal migration in electronic interconnects.
p.
108.