Hostname: page-component-586b7cd67f-t7czq Total loading time: 0 Render date: 2024-11-28T13:51:53.783Z Has data issue: false hasContentIssue false

Slurries for Copper Damascene Patterning: Similarities and Differences

Published online by Cambridge University Press:  01 February 2011

A. Jindal
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
G. Rajagopalan
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
M. Gupta
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
J.-Q. Lu
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
K. Rose
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
R.J. Gutmann
Affiliation:
Focus Center-New York, Rensselaer: Interconnections for Gigascale IntegrationRensselaer Polytechnic Institute, Troy, New York-12180
Get access

Abstract

Two first-step copper damascene slurries and one commercial second-step slurry are characterized in terms of their intrinsic properties and CMP performance. A prototype first-step slurry with high static etch rate (∼150 nm/min) yielded higher dishing in the copper lines (∼200 nm in 100 μm lines) compared to a commercial first-step slurry with negligible static etch rate. In both the cases, dishing in copper lines is observed to be a strong function of line width and radial position on the wafer. High static etch rate of the prototype slurry is believed to be responsible for the high dishing. Non-selective second-step polishing removes the liner layer while maintaining planarity.

Type
Research Article
Copyright
Copyright © Materials Research Society 2003

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Steigerwald, J.M. Murarka, S.P. and Gutmann, R.J.Chemical-Mechanical Planarization for Microelectronic Materials” (John Wiley & Sons, Inc., New York, 1997).Google Scholar
2. Wrshka, P. Hernandez, J. Oehrlein, G.S. and King, J. J. Electrochem. Soc. 147 (2), 706 (2000).Google Scholar
3. Rajagopalan, G. Gupta, M. Jindal, A. Lu, J.-Q., Rose, K. and Gutmann, R.J. to be published.Google Scholar
4. Lu, J.-Q., Kwon, Y. Jindal, A. Lee, K.-W., McMahon, J. Rajagopalan, G. Zeng, A.Y. Kraft, R.P., Altemus, B. Xu, B. Eisenbraun, E. Castracane, J. McDonald, J.F. Cale, T.S. Kaloyeros, A., Gutmann, R.J. in Proceedings of 19th International VLSI Multilevel Interconnection Conference (VMIC 2002), Edited by T.E. Wade pp. 445454.Google Scholar
5. Wang, L.-S., in Proceeding of 2003 AVS 4th International Conference on Microelectronics and Interfaces, AVS, 2003, pp. 5759.Google Scholar
6. Carpio, R. Farkas, J. and Jairath, R. Thin Solid Films, 266, 238 (1995).Google Scholar