Hostname: page-component-586b7cd67f-r5fsc Total loading time: 0 Render date: 2024-11-28T10:01:58.570Z Has data issue: false hasContentIssue false

High Temperature Plasma Etching of PZT Capacitor Stacks for High Density FERAMs

Published online by Cambridge University Press:  11 February 2011

Ulrich Egger
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Infineon Technologies Japan K.K.
Kazuhiro Tomioka
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Toshiba Corp. Semiconductor Company, Yokohama Complex #410–1F, 8 Shinsugita-cho, Isogo-ku, Yokohama, 235–8522, Japan
George Stojakovic
Affiliation:
Infineon Technologies NA Corp., East Fishkill, NY, Yokohama Complex #410–1F, 8 Shinsugita-cho, Isogo-ku, Yokohama, 235–8522Japan email: [email protected]
Yasuyuku Taniguchi
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Toshiba Corp. Semiconductor Company, Yokohama Complex #410–1F, 8 Shinsugita-cho, Isogo-ku, Yokohama, 235–8522, Japan
Rainer Bruchhaus
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Infineon Technologies Japan K.K.
Haoren Zhuang
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Infineon Technologies Japan K.K.
Hiroyuki Kanaya
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Toshiba Corp. Semiconductor Company, Yokohama Complex #410–1F, 8 Shinsugita-cho, Isogo-ku, Yokohama, 235–8522, Japan
Gerhard Beitel
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Infineon Technologies Japan K.K.
Shigeki Sugimoto
Affiliation:
FeRAM Development Alliance, Yokohama, JAPAN, Toshiba Corp. Semiconductor Company, Yokohama Complex #410–1F, 8 Shinsugita-cho, Isogo-ku, Yokohama, 235–8522, Japan
Get access

Abstract

A 32 Mbit chain FeRAM stack with 0.20μm minimum feature size was etched with two subsequent lithography/RIE steps: in mask step 1 the platinum/SRO (strontium ruthenium oxide) top electrode and the PZT (lead zirconate titanate) layer, in mask step 2 the bottom electrode together with the Ir/IrO2 diffusion barrier were etched. The stack was etched with various chlorine based chemistries. High temperature etching processes were applied to suppress residues by the formation of volatile etching byproducts resulting in a highly anisotropic etching profile and low redeposition.

Profile angles of 75° for step 1 and 80° for step 2 could be achieved. For the thin SRO-layer a separate etching recipe was developed to avoid surface roughening caused by micromasking. The influence of etching temperature and different gas chemistries on the etching behavior was evaluated. Reliable end point detection and good uniformity of the individual etching processes were obtained, both being crucial for the application of a multi-step recipe. The ferroelectric properties of the capacitor were confirmed by hysteresis measurements. This demonstrates that the ferroelectric properties were conserved during RIE etch processes at high temperature.

Type
Research Article
Copyright
Copyright © Materials Research Society 2003

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Flamm, D. and Herb, K., in Plasma Etching: An Introduction, edited by Manus, D.M. and Flamm, D. L. (Academic, San Diego, 1989), p. 94, p. 124Google Scholar
2. Werbaneth, P., Almerico, J., Lerde, J. and Marks, S., Advanced Semiconductor Manufacturing Conference And Workshop, April 30- May 2, 2002, Boston Massachusetts, USA in ASMC 2002 Proceedings (2002).Google Scholar
3. Weikmann, E., Weinrich, V., Dehm, C., Ying, C., Hwang, J., Hauser, A., Integrated Ferroelectrics,. Vol. 37, 39 (2001).Google Scholar
4. Schneider, St., Kohlstedt, H. and Waser, R. in Ferroelectric Thin Films IX, edited by McIntyre, P.C., Gilbert, S.R., Miyasaka, Y., Schwartz, R.W., Wouters, D., (Mater. Res. Soc. Proc. 655, Pittsburgh, PA, 1986) pp. 235242.Google Scholar
5. Moon, B. K., Pinnow, C. U., Imai, K., Arisumi, O., Itokawa, H., Hornik, K., Tsutsumi, K., Hilliger, A., Kunishima, I., Nagel, N., Yamakawa, K. and Beitel, G., To be published: Integrated Ferroelectrics, 47 Google Scholar
6. Morimoto, T., Hidaka, O., Yamakawa, K., Arisumi, O., Kanaya, H., Iwamoto, T., Kumura, Y., Kunishima, I., Tanaka, S., Jpn. J. Appl. Phys. 39, Part 1, No. 4B, 21102113 (2000)Google Scholar
7. Maa, J., Ying, H. and Zhang, F., J. Vac. Sci. Technol. A 19(4), 1312 (2001).Google Scholar