Experimental Study of Etched Back Thermal Oxide for Optimization of the Si/High-k Interface

Joel Barnett; N. Moumen; J. Gutt; M. Gardner; C. Huffman; P. Majhi; J.J. Peterson; S. Gopalan; B. Foran; H.-J. Li; B.H. Lee; G. Bersuker; P. M. Zeitzoff; G.A. Brown; P. Lysaght; C. Young; R.W. Murto; H. R. Huff

doi:10.1557/PROC-811-E1.4

Abstract

We have demonstrated a uniform, robust interface for high-k deposition with significant improvements in device electrical performance compared to conventional surface preparation techniques. The interface was a thin thermal oxide that was grown and then etched back in a controlled manner to the desired thickness. Utilizing this approach, an equivalent oxide thickness (EOT) as low as 0.87 nm has been demonstrated on high-k gate stacks having improved electrical characteristics as compared to more conventionally prepared starting surfaces.

References

REFERENCES

1. Huff, H.R., Hou, A., Lim, C., Kim, Y., Barnett, J., Bersuker, G., Brown, G.A., Young, C.D., Zeitzoff, P.M., Gutt, J., Lysaght, P., Gardner, M.I. and Murto, R.W., Microelectronic Engineering, 69, No. 2–4 (September 2003), pp. 152–167.Google Scholar

2. Iwai, H., Ohmi, S., IEDM Conf. Proc., p.625, 2002.Google Scholar

3. Gardner, M. I., Gopalan, S., Gutt, J., Peterson, J., Li, H-J, and Huff, H.R., International Workshop of Gate Insulators, November 2003, Tokyo, Japan, p. 170 Google Scholar

4. Moumen, Naim, Barnett, Joel, Murto, Robert W., Gardner, Mark, Lee, Byoung Hun, Bersuker, Gennadi and Huff, Howard R., Physics and Technology of High-K Gate Dielectrics - II, Eds. S. Electrochemical Society Proceedings Series, Pennington, NJ (2003), p. 59.Google Scholar

5. Hauser, J.R., Ahmed, K., AIP Conf. Proc., 449, No. 1 (1998), p. 235.Google Scholar

6. Foran, B., Barnett, J., Lysaght, P.S., Agustin, M.P., Stemmer, S., “Characterization of advanced gate stacks for Si CMOS by electron energy loss spectroscopy in scanning transmission electron microscopy” accepted for publication to the J. of Electron Spectroscopy, March, 2004.Google Scholar

7. Stemmer, S., Chen, Z. Q., Levi, C. G., Lysaght, P. S., Foran, B., Gisby, J. A., and Taylor, J. R., Jap. J. Appl. Phys. Part 1 42, 3593 (2003).Google Scholar

Crossref Citations

This article has been cited by the following publications. This list is generated based on data provided by Crossref.

Young, C.D. Choi, R. Sim, J.H. Lee, B.H. Zeitzoff, P. Zhao, Y. Matthews, K. Brown, G.A. and Bersuker, G. 2005. Interfacial layer dependence of HFSI/sub x/O/sub y/ gate stacks on V/sub T/ instability and charge trapping using ultra-short pulse in characterization. p. 75.

Young, C.D. Zeitzoff, P. Brown, G.A. Bersuker, G. Byoung Hun Lee and Hauser, J.R. 2005. Intrinsic mobility evaluation of high-/spl kappa/ gate dielectric transistors using pulsed I/sub d/-V/sub g/. IEEE Electron Device Letters, Vol. 26, Issue. 8, p. 586.

Heh, D. Choi, R. Young, C.D. Lee, B.H. and Bersuker, G. 2006. A Novel Bias Temperature Instability Characterization Methodology for High-$k$nMOSFETs. IEEE Electron Device Letters, Vol. 27, Issue. 10, p. 849.

Gurfinkel, M. Suehle, J.S. Bernstein, J.B. and Shapira, Yoram 2006. Enhanced Gate Induced Drain Leakage Current in HfO2 MOSFETs due to Remote Interface Trap-Assisted Tunneling. p. 1.

Neugroschel, A. Bersuker, G. Choi, R. Cochrane, C. Lenahan, P. Heh, D. Young, C. Kang, C. Y. Lee, B.H. and Jammy, R. 2006. An Accurate Lifetime Analysis Methodology Incorporating Governing NBTI Mechanisms in High-k/SiO2 Gate Stacks. p. 1.

Heh, Dawei Choi, Rino and Bersuker, Gennadi 2007. Comparison of On-The-Fly, DC $I_{d}$–$V_{g}$, and Single-Pulse Methods for Evaluating Threshold Voltage Instability in High-$\kappa$ nMOSFETs. IEEE Electron Device Letters, Vol. 28, Issue. 3, p. 245.

Choi, Rino Young, Chadwin Kang, Chang Yong Heh, Dawei Bersuker, Gennadi Krishnan, Siddarth Kirsch, Paul Neugroschel, Arnost Song, S.C. Lee, B. H. and Jammy, R. 2007. Reliability Assessment on Highly Manufacturable MOSFETs with Metal Gate and Hf based Gate Dielectrics. p. 26.

Heh, D. Young, C.D. Rino Choi and Bersuker, G. 2007. Extraction of the Threshold-Voltage Shift by the Single-Pulse Technique. IEEE Electron Device Letters, Vol. 28, Issue. 8, p. 734.

Heh, D. Young, C.D. Brown, G.A. Hung, P.Y. Diebold, A. Vogel, E.M. Bernstein, J.B. and Bersuker, G. 2007. Spatial Distributions of Trapping Centers in $ \hbox{HfO}_{2}/\hbox{SiO}_{2}$ Gate Stack. IEEE Transactions on Electron Devices, Vol. 54, Issue. 6, p. 1338.

Rahim, Nilufa and Misra, Durgamadhab 2008. Temperature Effects on Breakdown Characteristics of High-$\kappa$ Gate Dielectrics With Metal Gates. IEEE Transactions on Device and Materials Reliability, Vol. 8, Issue. 4, p. 689.

Heh, Dawei Young, Chadwin D. and Bersuker, Gennadi 2008. Experimental Evidence of the Fast and Slow Charge Trapping/Detrapping Processes in High-kDielectrics Subjected to PBTI Stress. IEEE Electron Device Letters, Vol. 29, Issue. 2, p. 180.

Neugroschel, A. Bersuker, G. Choi, R. and Byoung Hun Lee 2008. Effect of the Interfacial $\hbox{SiO}_{2}$ Layer in High-$k$$ \hbox{HfO}_{2}$ Gate Stacks on NBTI. IEEE Transactions on Device and Materials Reliability, Vol. 8, Issue. 1, p. 47.

Dentoni Litta, E. Hellstrom, P.-E. Henkel, C. and Ostling, M. 2012. In situ SiO<inf>x</inf> interfacial layer formation for scaled ALD high-k/metal gate stacks. p. 105.

Dentoni Litta, E. Hellstrom, P.-E. Henkel, C. and Ostling, M. 2013. Characterization of thulium silicate interfacial layer for high-k/metal gate MOSFETs. p. 121.

Young, Chadwin 2013. High Permittivity Gate Dielectric Materials. Vol. 43, Issue. , p. 283.

Dentoni Litta, Eugenio Hellstrom, Per-Erik and Ostling, Mikael 2013. Mobility enhancement by integration of TmSiO IL in 0.65nm EOT high-k/metal gate MOSFETs. p. 155.

Dentoni Litta, Eugenio Hellström, Per-Erik Henkel, Christoph and Östling, Mikael 2014. Electrical characterization of thulium silicate interfacial layers for integration in high-k/metal gate CMOS technology. Solid-State Electronics, Vol. 98, Issue. , p. 20.

Lysaght, Patrick S. and Woicik, Joseph C. 2016. Hard X-ray Photoelectron Spectroscopy (HAXPES). Vol. 59, Issue. , p. 407.

Article contents

Experimental Study of Etched Back Thermal Oxide for Optimization of the Si/High-k Interface

Abstract

Access options

References

REFERENCES

This article has been cited by the following publications. This list is generated based on data provided by Crossref.

Article contents

Experimental Study of Etched Back Thermal Oxide for Optimization of the Si/High-k Interface

Abstract

Access options

References

REFERENCES

Save article to Kindle

Save article to Dropbox

Save article to Google Drive

Reply to: Submit a response

Your details

You have entered the maximum number of contributors

Conflicting interests