Article contents
A Single Chip Integrated Navigation System
Published online by Cambridge University Press: 21 October 2009
Abstract
Recently, integration of different radionavigation systems has become very popular, since it improves system integrity, availability, accuracy and reliability. This paper discusses a new, flexible and cost-effective approach to system integration, centred on a single-chip application specific processor (ASP). An overview of this integrated system is presented and the application of the ASP for the implementation of a six-channel GPS, OMEGA, Loran-C and MLS receiver is given. The ASP is currently being implemented on a 180000 transistor 1·6μ, m CMOS Sea of Gates chip, and is expected to run at 100 MHz clock speed.
- Type
- Research Article
- Information
- Copyright
- Copyright © The Royal Institute of Navigation 1993
References
REFERENCES
- 2
- Cited by