Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
Curzon, P.
1994.
Experiences formally verifying a network component.
p.
183.
Singh, S.
1995.
Architectural descriptions for FPGA circuits.
p.
145.
Bumbulis, P.
Alencar, P.S.C.
Cowan, D.D.
and
Lucena, C.J.P.
1995.
A framework for prototyping and mechanically verifying a class of user interfaces.
p.
280.
Bumbulis, Peter
Alencar, P. S. C.
Cowan, D. D.
and
Lucena, C. J. P.
1995.
Algebraic Methodology and Software Technology.
Vol. 936,
Issue. ,
p.
461.
Eisenbiegler, Dirk
and
Kumar, Ramayya
1995.
Correct Hardware Design and Verification Methods.
Vol. 987,
Issue. ,
p.
71.
Harman, N. A.
and
Tucker, J. V.
1996.
Algebraic models of microprocessors architecture and organisation.
Acta Informatica,
Vol. 33,
Issue. 5,
p.
421.
Fox, Anthony C. J.
and
Harman, Neal A.
1996.
Formal Methods in Computer-Aided Design.
Vol. 1166,
Issue. ,
p.
346.
Eastham, R.
and
Thirunarayan, K.
1996.
Proof strategies for hardware verification.
Vol. 2,
Issue. ,
p.
451.
Eisenbiegler, Dirk
Blumenröhr, Christian
and
Kumar, Ramayya
1996.
Theorem Proving in Higher Order Logics.
Vol. 1125,
Issue. ,
p.
157.
Bowman, Howard
and
Thompson, Simon
1998.
Automated Reasoning with Analytic Tableaux and Related Methods.
Vol. 1397,
Issue. ,
p.
108.
Fox, A. C. J.
and
Harman, N. A.
1998.
Prospects for Hardware Foundations.
Vol. 1546,
Issue. ,
p.
138.
Hanna, Keith
1998.
Prospects for Hardware Foundations.
Vol. 1546,
Issue. ,
p.
333.
Blumenrohr, C.
Eisenbiegler, D.
and
Schmid, D.
1999.
On the efficiency of formal synthesis-experimental results.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 18,
Issue. 1,
p.
25.
Fox, A. C. J.
and
Harman, N. A.
2000.
Algebraic Models of Correctness for Microprocessors.
Formal Aspects of Computing,
Vol. 12,
Issue. 4,
p.
298.
Fairtlough, Matt
Mendler, Michael
and
Cheng, Xiaochun
2001.
Theorem Proving in Higher Order Logics.
Vol. 2152,
Issue. ,
p.
201.
Albrecht, Alvin R.
and
Hu, Alan J.
2001.
Correct Hardware Design and Verification Methods.
Vol. 2144,
Issue. ,
p.
126.
Habibi, A.
Tahar, S.
and
Ghazel, A.
2002.
Formal verification of a DSP chip using an iterative approach.
p.
12.
Habibi, A.
Tahar, S.
and
Ghazel, A.
2002.
Formal modelling of the ADSP-2100 processor using HOL.
p.
614.
Xiong, Haiyan
Curzon, Paul
Tahar, Sofiène
and
Blandford, Ann
2002.
Integrated Formal Methods.
Vol. 2335,
Issue. ,
p.
205.
O'Donnell, J.
2002.
Overview of hydra: a concurrent language for synchronous digital circuit design.
p.
9 pp.