Article contents
Channel engineering and junction overlap issues for ultra-shallow junctions formed by SPER in the 45 nm CMOS technology node
Published online by Cambridge University Press: 17 March 2011
Abstract
The feasibility of the SPER junction process as a reasonable alternative to the spike anneal junction is proved in this work. Good control of the SCE and performance competitive results as compared to the spike junction are obtained. An analysis of the interaction between the halo dopant and the SPER junctions has been carried out; it is shown that the performance degrades with increasing halo dose as a consequence of an overlap resistance problem.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 2004
References
REFERENCES
- 6
- Cited by